Implementation of Multiple-Valued Adder and Multiplier Using Current-Mode CMOS


The KIPS Transactions:PartA, Vol. 11, No. 2, pp. 115-122, Apr. 2004
10.3745/KIPSTA.2004.11.2.115,   PDF Download:

Abstract

In this paper,the multiple-valued adders and multipliers are implemented by current-mode CMOS. First,we implement the 3-valued T-gate and the 4-valued T-gate using current-mode CMOS which have an effective availability of integrated circuit design. Second,we implement the circuits to be realized 2-variable 3-valued addition table and multiplication table over finite fields GF(32),and 2-variable 4-valued addition table and multiplication table over finite fields GF(42) with the multiple-valued T-gates. Finally,these operation circuits are simulated under 1.5㎛ CMOS standard technology,15㎂ unit current,and 3.3V VDD voltage Spice. The simulation results have shown the satisfying current characteristics. The 3-valued adder and multiplier,and the 4-valued adder and multiplier implemented by current-mode CMOS is simple and regular for wire routing and possesses the property of modularity with cell array. Also,since it is expansible for the addition and multiplication of two polynomials in the finite fields with very large m,it is suitable for VLSI implementation.


Statistics
Show / Hide Statistics

Statistics (Cumulative Counts from September 1st, 2017)
Multiple requests among the same browser session are counted as one view.
If you mouse over a chart, the values of data points will be shown.


Cite this article
[IEEE Style]
S. H. Gyeong, "Implementation of Multiple-Valued Adder and Multiplier Using Current-Mode CMOS," The KIPS Transactions:PartA, vol. 11, no. 2, pp. 115-122, 2004. DOI: 10.3745/KIPSTA.2004.11.2.115.

[ACM Style]
Seong Hyeon Gyeong. 2004. Implementation of Multiple-Valued Adder and Multiplier Using Current-Mode CMOS. The KIPS Transactions:PartA, 11, 2, (2004), 115-122. DOI: 10.3745/KIPSTA.2004.11.2.115.