Low Power TLB System by Using Continuous Accessing Distinction Algorithm


The KIPS Transactions:PartA, Vol. 14, No. 1, pp. 47-54, Feb. 2007
10.3745/KIPSTA.2007.14.1.47,   PDF Download:

Abstract

In this paper we present a translation lookaside buffer (TLB) system with low power consumption for embedded processors. The proposed TLB is constructed as multiple banks, each with an associated block buffer and a corresponding comparator. Either the block buffer or the main bank is selectively accessed on the basis of two bits in the block buffer (tag buffer). Dynamic power savings are achieved by reducing the number of entries accessed in parallel, as a result of using the tag buffer as a filtering mechanism. The performance overhead of the proposed TLB is negligible compared with other hierarchical TLB structures. For example, the two-cycle overhead of the proposed TLB is only about 1%, as compared with 5% overhead for a filter (micro)-TLB and 14% overhead for a same structure without continuos accessing distinction algorithm. We show that the average hit ratios of the block buffers and the main banks of the proposed TLB are 95% and 5% respectively. Dynamic power is reduced by about 95% with respect to with a fully associative TLB, 90% with respect to a filter-TLB, and 40% relative to a same structure without continuos accessing distinction algorithm.


Statistics
Show / Hide Statistics

Statistics (Cumulative Counts from September 1st, 2017)
Multiple requests among the same browser session are counted as one view.
If you mouse over a chart, the values of data points will be shown.


Cite this article
[IEEE Style]
J. H. Lee, "Low Power TLB System by Using Continuous Accessing Distinction Algorithm," The KIPS Transactions:PartA, vol. 14, no. 1, pp. 47-54, 2007. DOI: 10.3745/KIPSTA.2007.14.1.47.

[ACM Style]
Jung Hoon Lee. 2007. Low Power TLB System by Using Continuous Accessing Distinction Algorithm. The KIPS Transactions:PartA, 14, 1, (2007), 47-54. DOI: 10.3745/KIPSTA.2007.14.1.47.