Efficient Architecture of an n-bit Radix-4 Modular Multiplier in Systolic Array Structure
The KIPS Transactions:PartA, Vol. 10, No. 4, pp. 279-284, Oct. 2003
10.3745/KIPSTA.2003.10.4.279, PDF Download:
Abstract
Statistics
Show / Hide Statistics
Statistics (Cumulative Counts from September 1st, 2017)
Multiple requests among the same browser session are counted as one view.
If you mouse over a chart, the values of data points will be shown.
Statistics (Cumulative Counts from September 1st, 2017)
Multiple requests among the same browser session are counted as one view.
If you mouse over a chart, the values of data points will be shown.
|
Cite this article
[IEEE Style]
P. T. Geun and J. G. Won, "Efficient Architecture of an n-bit Radix-4 Modular Multiplier in Systolic Array Structure," The KIPS Transactions:PartA, vol. 10, no. 4, pp. 279-284, 2003. DOI: 10.3745/KIPSTA.2003.10.4.279.
[ACM Style]
Park Tae Geun and Jo Gwang Won. 2003. Efficient Architecture of an n-bit Radix-4 Modular Multiplier in Systolic Array Structure. The KIPS Transactions:PartA, 10, 4, (2003), 279-284. DOI: 10.3745/KIPSTA.2003.10.4.279.